	STM32L1	STM32L4
USART	3 USART, 2 UART	3 USART, 2 UART, 1 LPUART
	up to 4 Mbit/s (when the clock frequency is	up to 10 Mbit/s (when the clock frequency is 80
	32 MHz and oversampling is by 8)	MHz and oversampling is by 8)
	Programmable word length (8 or 9 bits)	Programmable word length (7, 8 or 9 bits),
		programmable data order with MSB-first or LSB-
		first shifting
	10 interrupt sources with flags	14 interrupt sources with flags
	U(S)ART clock is APB1 or APB2 clock	U(S)ART clock is derived from one of the four
		following sources: system clock (SYSCLK), HSI16,
		LSE, APB1 or APB2 clock
	Data structure	
	typedef struct {	typedef struct {
	IO uint16_t SR;	IO uint32_t CR1; IO uint32 t CR2;
	uint16_t RESERVED0; IO uint16 t <mark>DR</mark> ;	10 uint32_t CR2; IO uint32 t CR3;
	uint16 t RESERVED1;	IO uint32 t BRR;
	IO uint16 t BRR;	IO uint16 t GTPR;
	uint16 t RESERVED2;	uint16_t RESERVED2;
	IO uint16_t CR1;	IO uint32_t RTOR;
	uint16_t RESERVED3;	IO uint16_t RQR;
	IO uint16_t CR2;	uint16_t RESERVED3;
	uint16_t RESERVED4;	IO uint32_t ISR; IO uint32 t ICR;
	IO uint16_t CR3;	IO uint16 t RDR;
	uint16_t RESERVED5; IO uint16 t GTPR;	uint16_t RESERVED4;
	uint16 t RESERVED6;	IO uint16 t TDR;
	} USART TypeDef;	uint16_t RESERVED5;
		} USART_TypeDef;
	USARTx->DR	USARTx->TDR or USARTx->RDR
	USARTx->SR	USARTx->ISR
	Clear status flags via USARTx->SR	Clear status flags via USARTx->ICR